Dynamic Resources for Multicore Processor using Register File Protection
نویسندگان
چکیده
A massive investment in the design multicore has been accomplished through technologies that impose significant barriers to assure the reliable operation of future chips. Extremely complex, parallel, multi-core processor fabricated in these technologies will become more vulnerable to several factors that produce transient (soft) errors or permanent (hard) errors. One of the critical issues to protect a processor is the register file. It registers the architectural states for long periods and also it can be read frequently. This paper presents a new eviction policy to the registers entry from error code correction table in the insertion stage for the integer register file protection process. The paper presents a qualitative comparison with other eviction policies (random and the least recently used, LRU). Also it addresses the effect of using the integer register protection with dynamic resource fetch policy on the overall performance by adding the protection for integer registers files to the dynamic allocated resource (fetch policy). The achieved results show that the dynamic fetch policy WZ-FETCH outperforms in all addressed benchmark programs in case of using register file protection.
منابع مشابه
Proposed Feature Selection for Dynamic Thermal Management in Multicore Systems
Increasing the number of cores in order to the demand of more computing power has led to increasing the processor temperature of a multi-core system. One of the main approaches for reducing temperature is the dynamic thermal management techniques. These methods divided into two classes, reactive and proactive. Proactive methods manage the processor temperature, by forecasting the temperature be...
متن کاملA Configurable Multi-ported Register File Architecture for Soft Processor Cores
This paper describes the architecture of a configurable, multiported register file for soft processor cores. The register file is designed using the low-latency block RAMs found in high-density FPGAs like the Xilinx Virtex-4. The latency of the register file and its utilization of FPGA resources are evaluated with respect to design parameters that include word length, register file size, and nu...
متن کاملCompiler-directed energy savings in superscalar processors
Superscalar processors contain large, complex structures to hold data and instructions as they wait to be executed. However, many of these structures consume large amounts of energy, making them hotspots requiring sophisticated cooling systems. With the trend towards larger, more complex processors, this will become more of a problem, having important implications for future technology. This th...
متن کاملExploiting Narrow Values for Energy Efficiency in the Register Files of Superscalar Microprocessors
Register file is a hot spot in contemporary microprocessors. As the number of instructions present in the processor at a given time increases, the size of the register file increases and it becomes a more important source of power dissipation inside the processor. Therefore it is important to pursue techniques that reduce the energy dissipation of register files. In this paper we present a tech...
متن کاملAn Adaptive Technique for Reducing Leakage and Dynamic Power in Register Files and Reorder Buffers
Contemporary superscalar processors, designed with a one-size-fitsall philosophy, grossly overcommit significant portions of datapath resources that remain unnecessarily activated in the course of program execution. We present a simple scheme for selectively activating regions within the register file and the reorder buffer for reducing leakage as well as dynamic power dissipation. Our techniqu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014